This 0.13um triple gate oxide CMOS process features one additional layer of gate oxide introducing 1.8V CMOS into a standard 1.2/3.3V CMOS array on 0.13um technology. This process is fully compatible ...
The triple voltage process consists of an innovative zero layer CMOS transistor design embeddable in the standard 1.8/5V and 1.8/3.3V CMOS processes. The new CMOS transistors have a maximum gate ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback